- RoHS/Pb-free Available for SBDIP Package (100% Gold Termination Finish)
- TTL and CMOS Compatible Inputs
- Adjustable Rise and Fall Times via Two External Capacitors
- Programmable Output Differential Voltage via VREF Input
- Operates at Data Rates Up to 100k Bits/s
- Output Short Circuit Proof and Contains Overvoltage Protection
- Outputs are Inhibited (0V) If DATA (A) and DATA (B) Inputs are Both in the "Logic One" State
- DATA (A) and DATA (B) Signals are "AND'd" with Clock and Sync Signals
- Full Military Temperature Range
The HS-3182 is a monolithic dielectrically isolated bipolar differential line driver designed to meet the specifications of ARINC 429. This Device is intended to be used with a companion chip, HS-3282 CMOS ARINC Bus Interface Circuit, which provides the data formatting and processor interface function.
All logic inputs are TTL and CMOS compatible. In addition to the DATA (A) and DATA (B) inputs, there are also inputs for CLOCK and SYNC signals which are AND'd with the DATA inputs. This feature enhances system performance and allows the HS-3182 to be used with devices other than the HS-3182.
Three power supplies are necessary to operate the HS-3182: +V = +15V ±10%, -V = -15V ±10%, and V1 = 5V ±5%. VREF is used to program the differential output voltage swing such that VOUT (DIFF) = ±2VREF. Typically, VREF = V1 = 5V ±5%, but a separate power supply may be used for VREF which should not exceed 6V.
The driver output impedance is 75Ω ±20% at +25°C. Driver output rise and fall times are independently programmed through the use of two external capacitors connected to the CA and CB inputs. Typical capacitor values are CA = CB = 75pF for high-speed operation (100kBPS), and CA = CB = 300pF for low-speed operation (12kBPS to 14.5kBPS). The outputs are protected against overvoltage and short circuit as shown in the Block Diagram. The HS-3182 is designed to operate over an ambient temperature range of -55°C to +125°C, or -40°C to +85°C.
|Features||TTL and CMOS Compatible Inputs,
Adjustable Rise and Fall Times via Two External Capacitors, Asynchronous Line Driver
|Independent Encoder and Decoder,
No DC Component Allowing Transformer Coupling, High Noise Imm
|Independent Encoder and Decoder, No DC Component Allowing Transformer Coupling, High Noise Imm||Independent Encoder and Decoder, No DC Component Allowing Transformer Coupling, High Noise Imm|
|Data Frame Length||N/A||16||16||Complete Variable|
|Data Rate||100 kBit/s||1.25 MBit/s||1 MBit/s||1 MBit/s|
|Qualification Level||QML Class Q (military)||QML Class Q (military)||Standard||Standard|
|AN9867: End of Life Derating: A Necessity or Overkill|
End of Life Derating: A Necessity or Overkill
02 Feb 2018
|02 Feb 2018||331 KB|
ARINC 429 Bus Interface Line Driver Circuit
13 Nov 2017
|13 Nov 2017||266 KB|
Standard Microcircuit Drawings
|SMD 5962-86879 (HS-3182)|
HS-3182 electrically screened to Standard Microcircuit Drawing (SMD) 5962-86879.
12 Jan 2015
|12 Jan 2015|
|Intersil Commercial Lab Services|
Test of Intersil Commercial Lab Services Description
18 Nov 2014
|18 Nov 2014||364 KB|