The Intersil HSP45116 Numerically Controlled Oscillator/Modulator (NCOM) can be combined with a low pass filter to perform down conversion on a digital signal. The NCOM rotates the spectrum of a real or complex signal and outputs a complex data stream. The signal of interest is now at base band, so that the output can be low pass filtered to eliminate unwanted signals (Figure 1).

**Narrow Band Down Conversion**

For narrow band output signals, Intersil has a three chip set with a filter that is capable of decimation by up to 16,384. Figure 2 shows how the NCOM and HSP43220 Decimating Digital Filter (DDF) are connected to perform down conversion and real to quadrature conversion of an input signal. This is a generalized block diagram which can be used as the basis for a specific design.

Several assumptions were made in defining this block diagram. Among these assumptions are:

- Input and output data are sixteen bits. Users requiring less than that should keep bit 15 as the most significant bit, grounding the unused bits on the input of the NCOM. In all cases, bits 0 through 15 on the output of the NCOM should be connected to the sixteen input bits of the DDF. To select the output bits of the DDF, note that if the input is a cosine at frequency A and the NCOM is tuned to frequency B and the phase offset is 0, then the real and imaginary outputs of the NCOM at sample n are:

\[
\begin{align*}
\text{Real Output:} & \quad \cos(An)\cos(Bn) = \cos(A_n-B_n) + \cos(A_n+B_n) \\
\text{Imaginary Output:} & \quad \cos(An)\sin(Bn) = \sin(A_n+B_n) - \sin(A_n-B_n)
\end{align*}
\]

Note that the factor of \( \frac{1}{2} \) has been omitted. The output of the Complex Multiplier is shifted left by one bit internally. For this reason, both the real and imaginary outputs have the same magnitude as the input.

- The Phase Register is selected to control the phase of the NCOM (as opposed to MOD0-1) and is initialized along with the center frequency. In this example, the \text{LOAD} signal is not exercised, so the initial phase of the NCOM is unknown.

- To shift the positive component of a real input signal to base band, the Center Frequency Register of the NCOM is set to a negative number.

- The Filter Clocks of the two DDFs are driven at a higher rate than the input data clocks. For many applications the FIR\_CK, CK\_IN and CLK signals can all be connected together. In this case the divide by N block is not needed.

The DDFs are reset and started asynchronously with a pulse generator that receives asynchronous commands from an outside source and drives the two DDFs simultaneously. The DDF receiving the asynchronous start pulse performs the synchronization and starts the other part at the proper time.
FIGURE 2. FUNCTIONAL BLOCK DIAGRAM FOR QUADRATURE DOWN CONVERSION WITH HSP45116 AND HSP43220
FIGURE 3. FUNCTIONAL BLOCK DIAGRAM FOR WIDE BAND QUADRATURE DOWN CONVERSION WITH HSP45116 AND HSP43168
FIGURE 4. FUNCTIONAL BLOCK DIAGRAM FOR WIDE BAND DOWN CONVERSION WITH HSP45116 AND HSP43168
Wide Band Down Conversion

Figures 3 and 4 show how the NCOM and HSP43168 Dual FIR Filter (Dual FIR) are connected to perform down conversion and real to quadrature conversion of an input signal. Because the Dual FIR can implement either one or two filters, two block diagrams are shown. Figure 3 shows the case where each 43168 is implementing a single filter. The maximum number of coefficients in this case is 16 times the decimation factor for each filter. Figure 4 shows the same configuration with the exception that the Dual FIR is now configured as two independent filters, each with a maximum length of 8 times the decimation factor.

These are generalized block diagrams which can be used as the basis for a specific design. Note that they do not represent detailed schematics with all gates represented. For instance, the control signals are driven with a single PAL22V10 operating as a self contained state machine; in reality, the 22V10 may not have enough gates to generate all the necessary output sequences; in that case, it would be necessary to have a counter generate the states and use the PAL to decode the counter output, generate the control signals to the 43168, and reset the counter when the sequence is completed.

The design parameters of these circuits are:

- Input data is 10 bits. Users requiring less than that should keep bit 15 as the most significant bit of the NCOM, grounding the unused bits on the input. In all cases, bits 6 through 15 on the output of the NCOM should be connected to the input bits of the Dual. To select the output bits of the Dual, note that if the input is a cosine at frequency A and the NCOM is tuned to frequency B and the phase offset is 0, then the real and imaginary outputs of the NCOM at sample n are:

  Real Output:
  \[ \cos(An)\cos(Bn) = [\cos(An-Bn) + \cos(An+Bn)] \]

  Imaginary Output:
  \[ \cos(An)\sin(Bn) = [\sin(An+Bn) - \sin(An-Bn)] \]

  Note that the factor of \( \frac{1}{2} \) has been omitted. The output of the Complex Multiplier is shifted left by one bit internally. For this reason, both the real and imaginary outputs have the same magnitude as the input.

- The Phase Register is selected to control the phase of the NCOM (as opposed to MOD0-1) and is initialized along with the center frequency. In this example, the LOAD signal is not exercised, so the initial phase of the NCOM is unknown.

- To shift the positive component of a real input signal to base band, the Center Frequency Register of the NCOM is set to a negative number.

- The Offset Frequency Register, Timer Accumulator and Complex Accumulator of the NCOM are not used.

- The decimation rate in the Dual FIRs is greater than one. For no decimation, TXFR should be grounded. Note that the maximum number of coefficients in the 43168 is eight or sixteen times the decimation rate, depending on the mode (see above).

Combined Narrow and Wide Band

In some applications, it is necessary to pass both wide and narrow band signals. In this case, both the HSP43220 and HSP43168 can be used in parallel, with the user selecting the output of either set of chips, depending on the characteristics of the signal of interest. Figure 5 shows this application, with most of the control signals eliminated for clarity. (These signals can be derived from the previous block diagrams.) In addition, note that the input data clock (CK_IN) and the FIR clock (FIR_CK) of the DDF have been connected together. This configuration is applicable when the input data rate is sufficiently high to allow the filter to operate at this rate also. If this is not the case, the divide by N circuit used in Figure 2 could be used, with the high speed clock driving the FIR_CK pins and the divided down clock used for all other clocks in the circuit.

New Products

Now available from Intersil are the HSP50016 Digital Down Converter, which is a single chip quadrature down converter and low pass filter (Figure 6). In addition, the HSP43216 Half Band Filter allows the user to double the input sample rate of the NCOM for real signals (Figure 7). Contact your local Intersil sales office or representative for more details on these and other new products from Intersil.
FIGURE 5. BLOCK DIAGRAM FOR QUADRATURE DOWN CONVERSION WITH HSP45116, HSP43220 AND HSP43168
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com