The HS-1135RH is a radiation hardened, high speed, low power current feedback amplifier built with Intersil’s proprietary complementary bipolar UHF-1 (DI bonded wafer) process. They are QML approved and processed in full compliance with MIL-PRF-38535. This amplifier features user programmable output limiting, via the \( V_H \) and \( V_L \) pins.

The HS-1135RH is the ideal choice for high speed, low power applications requiring output limiting (e.g., flash A/D drivers), especially those requiring fast overdrive recovery times. The limiting function allows the designer to set the maximum and minimum output levels to protect downstream stages from damage or input saturation. The sub-nanosecond overdrive recovery time ensures a quick return to linear operation following an overdrive condition.

Component and composite video systems also benefit from this op amp’s performance, as indicated by the gain flatness, and differential gain and phase specifications.

Specifications for Rad Hard QML devices are controlled by the Defense Supply Center in Columbus (DSCC). The SMD numbers listed here must be used when ordering.

Detailed Electrical Specifications for these devices are contained in SMD 5962-96767. A “hot-link” is provided on our website for downloading.

**Features**

- Electrically Screened to SMD # 5962-96767
- QML Qualified per MIL-PRF-38535 Requirements
- User Programmable Output Voltage Limiting
- Fast Overdrive Recovery \(< 1\text{ns (Typ)}\)
- Low Supply Current \(6.9\text{mA (Typ)}\)
- Wide -3dB Bandwidth \(360\text{MHz (Typ)}\)
- High Slew Rate \(1200\text{V/µs (Typ)}\)
- High Input Impedance \(2\text{MΩ (Typ)}\)
- Excellent Gain Flatness (to 50MHz) \(±0.07\text{dB (Typ)}\)
- Total Gamma Dose \(300\text{kRAD(Si)}\)
- Latch Up None (DI Technology)

**Applications**

- Flash A/D Driver
- Video Switching and Routing
- Pulse and Video Amplifiers
- Wideband Amplifiers
- RF/IF Signal Processing
- Imaging Systems
### Ordering Information

<table>
<thead>
<tr>
<th>ORDERING NUMBER (Note)</th>
<th>INTERNAL MKT. NUMBER</th>
<th>PART MARKING</th>
<th>TEMP. RANGE (°C)</th>
<th>PACKAGE</th>
<th>PKG DWG #</th>
</tr>
</thead>
<tbody>
<tr>
<td>5962F9676701VPC</td>
<td>HS7B-1135RH-Q</td>
<td>Q5962F96 76701VPC</td>
<td>-55 to +125</td>
<td>8 Ld SBDIP</td>
<td>D8.3</td>
</tr>
<tr>
<td>5962F9676701VXC</td>
<td>HS9-1135RH-Q</td>
<td>Q5962F96 76701VXC</td>
<td>-55 to +125</td>
<td>8 Ld Flatpack</td>
<td>K14.A</td>
</tr>
<tr>
<td>HS7B-1135RH/PROTO</td>
<td>HS7B-1135RH/PROTO</td>
<td>HS7B- 1135RH /PROTO</td>
<td>-55 to +125</td>
<td>8 Ld SBDIP</td>
<td>D8.3</td>
</tr>
<tr>
<td>HS9-1135RH/PROTO</td>
<td>HS9-1135RH/PROTO</td>
<td>HS9- 1135RH /PROTO</td>
<td>-55 to +125</td>
<td>8 Ld Flatpack</td>
<td>K14.A</td>
</tr>
</tbody>
</table>

NOTE: These Intersil Pb-free Hermetic packaged products employ 100% Au plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.
**Clamp Operation**

**General**

The HS-1135RH features user programmable output clamps to limit output voltage excursions. Clamping action is obtained by applying voltages to the V_H and V_L terminals (pins 8 and 5) of the amplifier. V_H sets the upper output limit, while V_L sets the lower clamp level. If the amplifier tries to drive the output above V_H or below V_L, the clamp circuitry limits the output voltage at V_H or V_L (± the clamp accuracy), respectively. The low input bias currents of the clamp pins allow them to be driven by simple resistive divider circuits, or active elements such as amplifiers or DACs.

**Clamp Circuitry**

Figure 1 shows a simplified schematic of the HS-1135RH input stage, and the high clamp (V_H) circuitry. As with all current feedback amplifiers, there is a unity gain buffer (Q_X1 - Q_X2) between the positive and negative inputs. This buffer forces -IN to track +IN, and sets up a slewing current of (V_IN - V_OUT)/R_F. This current is mirrored onto the high impedance node (Z) by Q_X3-Q_X4, where it is converted to a voltage and fed to the output via another unity gain buffer. If no clamping is utilized, the high impedance node may swing within the limits defined by Q_P4 and Q_N4. Note that when the output reaches it's quiescent value, the current flowing through -IN is reduced to only that small current (-IBIAS) required to keep the output at the final voltage.

![FIGURE 1. HS-1135RH SIMPLIFIED VH CLAMP CIRCUITRY](image)

Tracing the path from V_H to Z illustrates the effect of the clamp voltage on the high impedance node. V_H decreases by 2V_BE (Q_N6 and Q_P6) to set up the base voltage on Q_P5. Q_P5 begins to conduct whenever the high impedance node reaches a voltage equal to Q_P5's base + 2V_BE (Q_P5 and Q_N5). Thus, Q_P5 clamps node Z whenever Z reaches V_H. R1 provides a pull-up network to ensure functionality with the clamp inputs floating. A similar description applies to the symmetrical low clamp circuitry controlled by V_L.

When the output is clamped, the negative input continues to source a slewing current (I_CLAMP) in an attempt to force the output to the quiescent voltage defined by the input. Q_P5 must sink this current while clamping, because the -IN current is always mirrored onto the high impedance node. The clamping current is calculated as (V_IN - V_OUT)/R_F. As an example, a unity gain circuit with V_IN = 2V, V_H = 1V, and R_F = 510Ω would have I_CLAMP = (2-1)/510Ω = 1.96mA. Note that ICC will increase by I_CLAMP when the output is clamp limited.

**Clamp Accuracy**

The clamped output voltage will not be exactly equal to the voltage applied to V_H or V_L. Offset errors, mostly due to V_BE mismatches, necessitate a clamp accuracy parameter which is found in the device specifications. Clamp accuracy is a function of the clamping conditions. Referring again to Figure 1, it can be seen that one component of clamp accuracy is the V_BE mismatch between the Q_X6 transistors, and the Q_X5 transistors. If the transistors always ran at the same current level, there would be no V_BE mismatch, and no contribution to the inaccuracy. The Q_X6 transistors are biased at a constant current, but as described earlier, the current through Q_X5 is equivalent to I_CLAMP. V_BE increases as I_CLAMP increases, causing the clamped output voltage to increase as well. I_CLAMP is a function of the overdrive level (V_IN - V_OUT)/R_F, so clamp accuracy degrades as the overdrive increases, or as R_F decreases. As an example, the specified accuracy of ±60mV for a 2X overdrive with R_F = 510Ω degrades to ±220mV for R_F = 240Ω at the same overdrive, or to ±250mV for a 3X overdrive with R_F = 510Ω.

Consideration must also be given to the fact that the clamp voltages have an effect on amplifier linearity.

**Clamp Range**

Unlike some competitor devices, both V_H and V_L have usable ranges that cross 0V. While V_H must be more positive than V_L, both may be positive or negative, within the range restrictions indicated in the specifications. For example, the HS-1135RH could be limited to ECL output levels by setting V_H = -0.8V and V_L = -1.8V. V_H and V_L may be connected to the same voltage (GND for instance) but the result won't be in a DC output voltage from an AC input signal. A 150 - 200mV AC signal will still be present at the output.

**Recovery from Overdrive**

The output voltage remains at the clamp level as long as the overdrive condition remains. When the input voltage drops below the overdrive level (V_CLAMP/V_CLAMP) the amplifier will return to linear operation. A time delay, known as the Overdrive Recovery Time, is required for this resumption of linear operation. The plots of “Unclamped Performance” and “Clamped Performance” highlight the HS-1135RH’s sub nanosecond recovery time. The difference between the unclamped and clamped propagation delays is the overdrive.
recovery time. The appropriate propagation delays are 4.0ns for the unclamped pulse, and 4.8ns for the clamped (2X overdrive) pulse yielding an overdrive recovery time of 800ps. The measurement uses the 90% point of the output transition to ensure that linear operation has resumed. Note: The propagation delay illustrated is dominated by the fixturing. The delta shown is accurate, but the true HS-1135RH propagation delay is 500ps.

**Use of Die in Hybrid Applications**

This amplifier is designed with compensation to negate the package parasitics that typically lead to instabilities. As a result, the use of die in hybrid applications results in overcompensated performance due to lower parasitic capacitances. Reducing $R_C$ below the recommended values for packaged units will solve the problem. For $A_V = +2$ the recommended starting point is $300\, \Omega$, while unity gain applications should try $400\, \Omega$.

**PC Board Layout**

The frequency performance of this amplifier depends a great deal on the amount of care taken in designing the PC board. **The use of low inductance components such as chip resistors and chip capacitors is strongly recommended, while a solid ground plane is a must!**

Attention should be given to decoupling the power supplies. A large value ($10\, \mu F$) tantalum in parallel with a small value chip ($0.1\, \mu F$) capacitor works well in most cases.

Terminated microstrip signal lines are recommended at the input and output of the device. Output capacitance, such as that resulting from an improperly terminated transmission line will degrade the frequency response of the amplifier and may cause oscillations. In most cases, the oscillation can be avoided by placing a resistor in series with the output.

Care must also be taken to minimize the capacitance to ground seen by the amplifier’s inverting input. The larger this capacitance, the worse the gain peaking, resulting in pulse overshoot and possible instability. To this end, it is recommended that the ground plane be removed under traces connected to pin 2, and connections to pin 2 should be kept as short as possible.

An example of a good high frequency layout is the Evaluation Board shown in Figure 2.

**Evaluation Board**

An evaluation board is available for the HS-1135RH, (HFA11XXEVAL). Please contact your local sales office for information.
**Burn-In Circuit**

1. R1 = 1kΩ, ±5% (Per Socket)
2. R2 = 10kΩ, ±5% (Per Socket)
3. C1 = 0.01µF (Per Socket) or 0.1µF (Per Row) Minimum
4. D1 = 1N4002 or Equivalent (Per Board)
5. D2 = 1N4002 or Equivalent (Per Socket)
6. V+ = +5.5V ±0.5V
7. V- = -5.5V ±0.5V

**Irradiation Circuit**

8. R1 = 1kΩ, ±5%
9. R2 = 10kΩ, ±5%
10. C1 = C2 = 0.01µF
11. V+ = +5.0V ±0.5V
12. V- = -5.0V ±0.5V
Die Characteristics

DIE DIMENSIONS:
59 mils x 58.2 mils x 19 mils ±1 mil
1500µm x 1480µm x 483µm ±25.4µm

INTERFACE MATERIALS:
Glassivation:
Type: Nitride
Thickness: 4kÅ ±0.5kÅ

Top Metallization:
Type: Metal 1: AlCu(2%)/TiW
Thickness: Metal 1: 8kÅ ±0.4kÅ
Type: Metal 2: AlCu(2%)
Thickness: Metal 2: 16kÅ ±0.8kÅ

Substrate:
UHF-1, Bonded Wafer, DI

ASSEMBLY RELATED INFORMATION:
Substrate Potential:
Floating

ADDITIONAL INFORMATION:
Worst Case Current Density:
< 2 x 10^5A/cm²
Transistor Count:
89

Metallization Mask Layout
Ceramic Dual-In-Line Frit Seal Packages (CERDIP)

NOTES:
1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer’s identification shall not be used as a pin one identification mark.
2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
4. Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
5. This dimension allows for off-center lid, meniscus, and glass overrun.
6. Dimension Q shall be measured from the seating plane to the base plane.
7. Measure dimension S1 at all four corners.
8. N is the maximum number of terminal positions.
10. Controlling dimension: INCH

F8.3A MIL-STD-1835 GDIP1-T8 (D-4, CONFIGURATION A)
8 LEAD CERAMIC DUAL-IN-LINE FRT SEAL PACKAGE

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>MIN</th>
<th>MAX</th>
<th>MIN</th>
<th>MAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>-</td>
<td>0.200</td>
<td>-</td>
<td>5.08</td>
</tr>
<tr>
<td>b</td>
<td>0.014</td>
<td>0.026</td>
<td>0.36</td>
<td>0.66</td>
</tr>
<tr>
<td>b1</td>
<td>0.014</td>
<td>0.023</td>
<td>0.36</td>
<td>0.58</td>
</tr>
<tr>
<td>b2</td>
<td>0.045</td>
<td>0.065</td>
<td>1.14</td>
<td>1.65</td>
</tr>
<tr>
<td>b3</td>
<td>0.023</td>
<td>0.045</td>
<td>0.58</td>
<td>1.14</td>
</tr>
<tr>
<td>c</td>
<td>0.008</td>
<td>0.018</td>
<td>0.20</td>
<td>0.46</td>
</tr>
<tr>
<td>c1</td>
<td>0.008</td>
<td>0.015</td>
<td>0.20</td>
<td>0.38</td>
</tr>
<tr>
<td>D</td>
<td>-</td>
<td>0.405</td>
<td>-</td>
<td>10.29</td>
</tr>
<tr>
<td>E</td>
<td>0.220</td>
<td>0.310</td>
<td>5.59</td>
<td>7.87</td>
</tr>
<tr>
<td>e</td>
<td>0.100 BSC</td>
<td>2.54 BSC</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>eA</td>
<td>0.300 BSC</td>
<td>7.62 BSC</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>eA2</td>
<td>0.150 BSC</td>
<td>3.81 BSC</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>0.125</td>
<td>0.200</td>
<td>3.18</td>
<td>5.08</td>
</tr>
<tr>
<td>Q</td>
<td>0.015</td>
<td>0.060</td>
<td>0.38</td>
<td>1.52</td>
</tr>
<tr>
<td>S1</td>
<td>0.005</td>
<td>-</td>
<td>0.13</td>
<td>-</td>
</tr>
<tr>
<td>α</td>
<td>90°</td>
<td>105°</td>
<td>90°</td>
<td>105°</td>
</tr>
<tr>
<td>aaa</td>
<td>-</td>
<td>0.015</td>
<td>-</td>
<td>0.38</td>
</tr>
<tr>
<td>bbb</td>
<td>-</td>
<td>0.030</td>
<td>-</td>
<td>0.76</td>
</tr>
<tr>
<td>ccc</td>
<td>-</td>
<td>0.010</td>
<td>-</td>
<td>0.25</td>
</tr>
<tr>
<td>M</td>
<td>-</td>
<td>0.0015</td>
<td>-</td>
<td>0.038</td>
</tr>
<tr>
<td>N</td>
<td>8</td>
<td>8</td>
<td>8</td>
<td>8</td>
</tr>
</tbody>
</table>

Rev. 0 4/94
Ceramic Dual-In-Line Metal Seal Packages (SBDIP)

NOTES:
1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer’s identification shall not be used as a pin one identification mark.
2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
4. Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
5. Dimension Q shall be measured from the seating plane to the base plane.
6. Measure dimension S1 at all four corners.
7. Measure dimension S2 from the top of the ceramic body to the nearest metallization or lead.
8. N is the maximum number of terminal positions.
9. Braze fillets shall be concave.
11. Controlling dimension: INCH.

© Copyright Intersil Americas LLC 1999-2009. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil’s sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com
Ceramic Metal Seal Flatpack Packages (Flatpack)

NOTES:

1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer’s identification shall not be used as a pin one identification mark. Alternately, a tab (dimension k) may be used to identify pin one.

2. If a pin one identification mark is used in addition to a tab, the limits of dimension k do not apply.

3. This dimension allows for off-center lid, meniscus, and glass overrun.

4. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.

5. N is the maximum number of terminal positions.

6. Measure dimension S1 at all four corners.

7. For bottom-brazed lead packages, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.

8. Dimension Q shall be measured at the point of exit (beyond the meniscus) of the lead from the body. Dimension Q minimum shall be reduced by 0.0015 inch (0.038mm) maximum when solder dip lead finish is applied.


10. Controlling dimension: INCH.