**Introduction**

The HC-5502X/4X family of telephone subscriber line interface circuits (SLIC) integrate most of the BORSCHT functions of the traditional hybrid transformer interface circuits onto one chip. The circuits are manufactured in a 200V dielectric isolation (DI) process and together with a secondary protection diode bridge give 1kV of isolation from lightning induced faults between the subscriber loop and the telephone office.

The BORSCHT functions provided are:
- Battery Feed With Loop Current Limiting
- Overvoltage Protection
- Ringing
- Supervision/Signalling
- Hybrid

The HC-5502X is intended for use in systems utilizing single ended tip (positive side) injected ringing and limits the short loop current to 30mA; the HC-5504X is intended for use in ring side (negative side) injected ringing systems and will limit the short loop current to 40mA. It should be noted that the HC-5504X can also be configured to operate in switches employing either of the two single ended ringing methods and in balanced ringing systems.

This note will describe each subfunction of the SLIC and will discuss several system design features, including balance networks and complex impedance matching.

**An Overview of the Basic Phone Loop And Its Environment**

Figure 1 illustrates a simplified telephone network. Each subscriber is connected via a 2-wire (2W) loop to a switch office which provides intersubscriber loop switching and signal processing (analog and/or digital).

The SLIC is the primary interface between the 4 wire (4W) (ground referenced) low voltage switch environment and the 2W (“floating”) high voltage loop environment.

The loop consists of a wire A (the Tip wire), the telephone set or its equivalent, and wire B (the ring wire). A DC voltage is applied across the Tip and Ring wires at the line card which is housed in the telephone office. The battery is usually a nominal -48V, and is often called the quiet or talking battery. When the telephone is off-hook, a DC path is established around the loop. DC loop current will flow around the loop from tip feed to ring feed. This is called Battery Feed.

![FIGURE 1. SIMPLIFIED TELEPHONE NETWORK](image-url)
The SLIC must be able to sense this DC current and flag the switch controller: This is referred to as Switch Hook Detection (SHD). It tells the switch controller that the line is busy, and is a supervisory function.

The subscriber set is often located very close to the switch office. Thus, the loop resistance will be very low and the SLIC should incorporate a feedback network that will limit the loop current to a specified maximum to prevent battery power drain and minimize power dissipation at the board level. The HC-5502X/4X SLICs sense the loop current and adjust the voltage on the ring side of the line to cause line current saturation.

The telephone can be run by switching a ring relay to connect a ring generator to the loop. The on-off switching of the relay (cadencing) is controlled by the Ring Command (RC) input which gates the relay driver output. When the user answers the telephone, the ring relay is automatically tripped, the ring command signal is inhibited and the 2W loop is made ready for voice transmission. Voice signals are transmitted onto the loop by directly modulating the DC feed. This AC voice signal is coupled to the users earpiece via a transformer in the telephone set. Voice transmission for the 2W to 4W system is called the hybrid function. For 2W to 4W transmission, the subscriber talking into his set causes AC current in the loop which is sensed by the SLIC and transmitted as a ground referenced voltage signal to the signal processing electronics within the switch.

Subscriber loops are usually measured in terms of loop resistance. The nominal loop length is 1200Ω. Owing to the length of the lines and their location near power lines, common mode or longitudinal currents are often induced. The SLIC has to distinguish between these noise signals (longitudinal) and the transversal signals, and reject the unwanted longitudinal components: this is a measure of the SLIC’s longitudinal balance. The primary noise sources are 60/50Hz power lines, cable cross talk, and RF transmissions. The Intersil SLICs will accommodate 15mA RMS of noise currents on each side of the loop.

The line is also subjected to lightning strikes. Together with primary and secondary protection networks, the SLIC must withstand 1kV peak of lightning induced energy. In fact, the plastic encapsulated Intersil SLIC can withstand a 1kV peak strike with a small signal diode bridge providing voltage clamping and current steering.

The Intersil HC-5502X/4X

The HC-5502X/4X family of SLICs are primarily intended for use within Private Branch Exchanges (PBX) although they can be used in the larger switch networks found in Central Offices (CO).

Figure 2 shows the functional schematic of the SLIC. The subfunctions to be described are:

- Line Feed Amplifiers
- Transversal Amplifiers
- Loop Current Limiting: Metallic, Fault and Thermal Limiting
- Ring Trip and Ground Key Detection
- Spare or Uncommitted Operational Amplifier
- Logic Network

**Line Feed Amplifiers**

The line feed amplifiers are high power op amps, and are connected to the subscriber loop through 300Ω of feed resistance; the configuration is shown in Figure 3. The feed resistors provide a 600Ω balanced load for the 2W to 4W transmission, and limit longitudinal currents; the two resistors immediately adjacent to the feed amplifiers function as sense resistors for 2W to 4W transmission and signalling purposes.

The tip feed amplifier is configured as a unity gain non-inverting buffer. A -4V bias (derived from the negative battery (VB) in the bias network) is applied to the input of the amplifier. Hence, the tip feed DC level is at -4V. The principal reason for this offset is to accommodate sourcing and sinking of longitudinal noise currents up to 15mA RMS without saturating the amplifier output. The tip feed amplifier also feeds the ring feed amplifier, which is configured as a unity gain inverting amplifier as seen from the TF amplifier. The noninverting input to the RF amp is biased at a VB/2. Looking into this terminal the amplifier has a noninverting gain of 2. Thus, the DC output at ring feed is:

\[ V_{RF}(DC) = (4 + V_B) \text{ Volts} \]

For a -48V battery, \( V_{RF} = -44\text{V} \). Hence, the nominal battery feed across the loop provided by the SLIC is 40V. When the subscriber goes off-hook this DC feed causes current (metallic current) to flow around the loop.

The received audio signal \( V_{RX} \) from the switch is fed into the tip feed amplifier and appears at the TF terminal. It is also fed through the ring feed amplifier and is inverted. Thus, a differential signal of 2V RX appears across the line: for a 600Ω line this compensates the 6dB loss due to the 600Ω of line feed resistance. The \( V_{RX} \) signal causes AC audio currents to flow around the loop which are then AC coupled to the earpiece of the telephone set. Figure 4 shows the single ended AC equivalent circuit of the subscriber loop for voice transmission. In the general case the signal design equation for 4W to 2W transmission is given by:

\[ V_{LINE} = \left( \frac{Z_{LINE}}{600 + Z_{LINE}} \right) \times 2V_{RX} \]
The Transversal Amplifier (TA)

Whereas the feed amplifiers perform the 4W to 2W transmission function, the transversal amplifier acts as the 2W to 4W hybrid. The TA is a summing amplifier configured to reject common mode signals. It will thus reject 2W common mode signals. Figure 4 shows the single ended signal transmission path. Given below is the design equation of the 2W to 4W signal transmission. It can be seen that RB2 and RB4 act as loop current sense resistors, and that the voice signal output of the amplifier is a function of the differential voltages appearing across RB2 and RB4.

Thus, the transversal amplifier also has a DC output proportional to the metallic current in the loop. The output voltage is given by:

\[ V_{TX} = 2(I_{TIP} + I_{RING}) (R_{B2} + R_{B4}) \]

where \( I_{TIP} \) and \( I_{RING} \) are assumed positive as indicated in Figure 1. This DC level is used as an input to a comparator whose output feeds into the logic circuitry as SH. This signal is used to gate SHD.

Voice signals on the loop are transformed by the TA into ground referenced signals as shown by the above equations. Since the TA output has a DC offset it is necessary to AC couple the output to any external circuitry. Note, that during 4W to 2W transmission, the transversal amplifier will have an audio signal at its output proportional to the 4W audio receive signal and the loop's equivalent AC impedance. This is called the transhybrid return, and must be cancelled (or balanced) out to prevent an echo effect. This is discussed more fully in Transhybrid Balancing.

Loop Current Limiting

The nominal loop length is equivalent to an 1800 \( \Omega \) load across the feed amplifiers. However, on a short loop the line resistance often approaches zero. Thus, a need exists to control the maximum DC loop current that can flow around the loop to prevent an excessive current drain from the system battery. This limit is typically specified between 30mA and 40mA for general PBX applications. Figure 5 depicts the feedback network that modifies the \( R_F \) voltage as a function of metallic current. Figure 6 illustrates the loop current characteristics as a function of line resistance.

### FIGURE 3. LINE FEED AMPLIFIERS

### FIGURE 4. SINGLE ENDED AC SIGNAL EQUIVALENT CIRCUIT

### The Transversal Amplifier (TA)

As indicated above, the TA has a DC voltage output directly proportional to the loop current. This voltage level is scaled by R19 and R18. The scaled level forms the 'Metallic' input to one side of a Transconductance Amplifier. The reference input to this amplifier is generated in the bias network, and is equivalent to 30mA or 40mA loop current, typically, for the HC-5502X and HC-5504X, respectively. When the metallic input exceeds the...
set reference level, the transconductance amplifier sources current. This current will charge C3 in positive direction causing the RF (Ring Feed) voltage to approach the TF (Tip Feed), effectively reducing the battery feed across the loop which will limit the DC loop current. C3 will continue to charge until an equilibrium level is attained at \( I_{\text{LOOP}} = I_{\text{LOOP MAXmA}} \). The time constant of this feedback loop is set by \( R21 \) (90k\( \Omega \)) and \( C3 \) which is nominally 0.33\( \mu \)F.

In order to prevent false ground key owing to line noise or during ring trip, the internal GKD logic is delayed via \( C2 \). An internal current source of 5\( \mu \)A has to change \( C2 \) up to a 5V level before allowing the ground key signal to propagate. Thus, for \( C2 = 0.15\mu \)F, a delay of 150ms is established.

Ringing the line and Ring Trip Detection are discussed more fully in the following section, Designing with the Intersil SLIC.

**Uncommitted Op Amp**

An uncommitted op amp is provided on the chip. This is a standard op amp with an output swing of \( \pm 5V \). It is primarily intended to be used to balance the transhybrid return signal discussed in The Transversal Amplifier (TA) section. The amplifier has an offset voltage of 10mV; an open loop gain of 66dB; a GBW product of 2MHz; slews at 1V/\( \mu \)s typically, and has a \( \pm 2mA \) output current drive capability.

**The Logic Network**

The logic network utilizes \( \overline{\text{I}} \overline{\text{L}} \) logic. All external inputs and outputs are LS TTL compatible: the relay driver is an open collector output that can sink 60mA with a \( V_{CE} \) of 1V.

Figure 7 is a schematic of the combination logic within the network. The external inputs RC (Relay Control) and PD (Power Denial) allow the switch controller to ring the line or deny power to the loop, respectively. The Ring Synchronization input (RS) facilitates switching of the ring relay near a ring current zero crossing in order to minimize inductive kick-back from the telephone ringer.

The internal inputs SH and GK control ring trip and provide supervisory flags to the system controller via the Switch Hook Detect (SHD) and Ground Key Detect (GKD) outputs.

**Designing with the Intersil SLIC**

General application circuits for the HC-5502X and HC-5504X SLICs are given in Figures 8 and 9. In this section, several specific design and application areas will be discussed:

- Ringing the Line
- Power Denial
- Transhybrid and Longitudinal Balance
- Complex Impedance Matching
- Surge Protection

**Ringing The Line**

The HC-5502X is used for tip injected ringing (also called single ended ground referenced ringing), and the HC-5504X is used for ring injected or single ended battery referenced ringing. Figures 10 and 11 show the two different ringing schemes. Note, that the HC-5504X can be used for either of the single ended ringing schemes: to use the HC-5504 for tip injected ringing the Ring Feed Sense (RFS) and RF pins are permanently connected externally, and the scheme shown in Figure 10 adopted.
FIGURE 7. HC-5502X/04 LOGIC GATE SCHEMATIC
**Typical Component Values**

- **C₁**: 0.5µF (Note 1).
- **C₂**: 0.15µF, 10V.
- **C₃**: 0.3µF, 30V.
- **C₄**: 0.5µF to 1.0µF, 10%, 20V (Should be Nonpolarized).
- **C₅**: 0.5µF, 20V.
- **C₆** = **C₇**: 0.5µF (10% Match Required) (Note 2), 20V.
- **C₈**: 0.01µF, 100V.
- **C₉**: 0.01µF, 20V, 20%.

**NOTES:**

1. **C₁** is an optional capacitor used to improve V₆+ supply rejection. This pin must be left open if unused.
2. To obtain the specified transhybrid loss it is necessary for the three legs of the balance network, C₆-R₁ and R₂ and C₇-Zᵦ-R₃, to match in impedance to within 0.3%. Thus, if C₆ and C₇ are 1µF each, a 20% match is adequate. It should be noted that the transmit output to C₆ sees a -22V step when the loop is closed. Too large a value for C₆ may produce an excessively long transient at the op amp output to the PCM Filter/Codec.
3. A 0.5µF and 100kΩ gives a time constant of 50ms. The uncommitted op amp output is internally clamped to stay within ±5.5V and also has current limiting protection.
4. Secondary protection diode bridge recommended is a 2A, 200V type.
5. All grounds (AG, BG, and DG) must be applied before V₆+ or V₆−. Failure to do so may result in premature failure of the part. If a user wishes to run separate grounds off a line card, the AG must be applied first.

**FIGURE 8. HC-5502X LINE APPLICATION CIRCUIT**
Typical Component Values

C₂ = 0.15µF, 10V.
C₃ = 0.3µF, 30V.
C₄ = 0.5µF to 1.0µF, 10%, 20V (Should be Nonpolarized).
C₅ = 0.5µF, 20V.
C₆ = C₇ = 0.5µF (10% Match Required) (Note 6).
C₈ = 0.01µF, 100V.
C₉ = 0.01µF, 20V, 20%.

R₁ = R₂ = R₃ = 100k (0.1% Match Required, 1% absolute value) ZB = 0 for 600Ω Terminations (Note 6).
R₅ = R₆ = R₇ = R₈ = 150Ω (0.1% Match Required, 1% absolute value).
R₉₁ = R₉₂ = 1kΩ, typically.
Cₛ₁ = Cₛ₂ = 0.1µF, 200V typically, depending on V_RING and line length.
Z₁ = 150V to 200V transient protection.
PTC used as ring generator ballast.

NOTES:
6. Secondary protection diode bridge recommended is a 2A, 200V type.
7. To obtain the specified transhybrid loss it is necessary for the three legs of the balance network, C₆-R₁ and R₂ and C₇-ZB-R₃, to match in impedance to within 0.3%. Thus, if C₆ and C₇ are 1µF each, a 20% match is adequate. It should be noted that the transmit output to C₆ sees a -22V step when the loop is closed. Too large a value for C₆ may produce an excessively long transient at the op amp output to the PCM Filter/CODEC.
8. A 0.5µF and 100kΩ gives a time constant of 50ms. The uncommitted op amp output is internally clamped to stay within ±5.5V and also has current limiting protection.
9. All grounds (AG, BG, and DG) must be applied before V_B + or V_B -. Failure to do so may result in premature failure of the part. If a user wishes to run separate grounds off a line card, the AG must be applied first.
10. Application shows Ring Injected Ringing, Balanced or Tip injected configuration may be used.
11. Pin numbers given for DIP/SOIC package.

FIGURE 9. HC-5504X LINE APPLICATION CIRCUIT
FIGURE 10. HC-5502X TIP INJECTED SINGLE ENDED RINGING

FIGURE 11. HC-5504X RING INJECTED SINGLE ENDED RINGING
The Ring Command (RC) input is taken low during ringing. This activates the ring relay driver (RR) output providing the telephone is not off-hook or the line is not in a power denial state. The ring relay connects the ring generator to the subscriber loop. The ring generator output is usually an 80V RMS, 20Hz signal. For use with the Intersil SLIC, the ring signal should not exceed 150V peak. Since the telephone ringer is AC coupled only ring current will flow. For the HC-5502X SLIC, the ring current is sunk by the ring feed amplifier output stage whereas for the HC-5504X the ring path flows directly into VB- via a set of relay contacts. The high impedance terminal RFS exists on the HC-5504X so that the low impedance RF node can be isolated from the hot end of the ring path in the battery referenced ring scheme.

The AC ring current flowing in the subscriber circuit will be sensed across RB4, and will give rise to an AC voltage at the output of the longitudinal amplifier. R20 and C4 attenuate this signal before it reaches the ring trip detector to prevent false ring trip. C4 is nominally set at 0.47 µF but can be increased towards 1 µF for short lines or if several telephones are connected in parallel across the line in order to prevent false or intermittent ring trip.

When the subscriber goes off-hook, a DC path is established between the output winding of the ring generator and the battery ground or VB_ terminal. A DC longitudinal imbalance is established since no tip feed current is flowing through the tip feed resistors. The longitudinal amplifier output is driven negative. Once it exceeds the ring trip threshold of the ring trip detector, the logic circuitry is driven by GK to trip the ring relay establishing an off-hook condition such that SHD will become active as loop metallic current starts to flow.

In addition to its ability to be used for tip or ring injected systems, the HC-5504 can also be configured for systems utilizing balanced ringing. Figure 12 shows such an application. The main advantage of balanced ringing is that it tends to minimize cross coupling effects owing to the differential nature of the ring tone across the line.

Figure 13 illustrates the sequence of events during ring trip with ring synchronization for a tip injected ring system. Note, that owing to the 90° phase shift introduced by the low pass filter (R20, C4) the RS pulse will occur at the most negative point of the attenuated ring signal that is fed into the ring trip detector. Hence, when DC conditions are established for RTD, the AC component actually assists ring trip taking place. For a ring side injected ring system, the RS pulse should occur at the positive zero crossing of the ring signal as it appears at RFS. If ring synchronization is not used, then the RS pin should be held permanently to a logic high of 5V nominally: ring trip will occur asynchronously with respect to the ring voltage. Ring trip is guaranteed to take place within three ring cycles after the telephone going off-hook.

It is recommended that an RC snubber network is placed across the ring relay contacts to minimize inductive kick-back effects from the telephone ringer. Typical values for such a network are shown in Figure 9.
Power Denial (PD)

Power denial limits power to the subscriber loop: it does not power down the SLIC, i.e., the SLIC will still consume its normal on-hook quiescent power during a power denial period. This function is intended to “isolate” from the battery, under processor control, selected subscriber loops during an overload or similar fault status.

If PD is selected, the logic circuitry inhabits RC and switches in a current source to C3. The capacitor charges up to a nominal -3.5V at which point it is clamped. Since TF is always biased at -4V, the battery feed across the loop is essentially zero, and minimum loop power will be dissipated if the circuit goes off-hook. No signalling functions are available during this mode.

After power denial is released (PD = 1), it will be several hundred milliseconds (300ms) before the Rf output reaches its nominal battery setting. This is due to the RC time constant of R21 and C3.

Transhybrid Loss and Longitudinal Balance

During 4W to 2W transmission, the 4W signal is returned to the transmit output: this is called transhybrid return: it is not a reflection from the line as it will only occur if the loop is closed. In order to prevent echo and instability in the switch, this returned signal must be balanced out before it reaches the filter/CODEC. The level of the returned signal is given below, and a balancing network utilizing the on-chip spare op amp is indicated in Figure 14. Since the returned received signal’s amplitude and phase are a function of the line’s AC impedance, the balance network is a function of the same.

For a resistive line, the two arms of the balance network (Figure 14) are also resistive. In the simplest case, for a 600Ω system, the two parts of the summing network have equi-resistance values. For a transhybrid balance greater than 36dB, component tolerances of ±0.5% are recommended. Both arms of the summing network are capacitively coupled since the TA and TF amplifiers have output and input DC biases, respectively. The values of the capacitors are chosen to prevent degradation of the audio frequency response. For capacitive values of 0.5µF, components with tolerances of 10% can be used since at voice band frequencies the reactance of the capacitor has minimal effect on the impedance of the balance network.

The transhybrid returned signal is given by:

$$V_{TX} = -V_{RX} \frac{(4R)}{(2R + Z_L)}$$

where $$R = (R_{B1} + R_{B2}) = (R_{B3} + R_{B4})$$, and $$Z_L = \text{Line Impedance}$$.

For the balance network, the general equation is given by:

$$Z_B = 2R + Z_L$$ with $$R_1 = 4R$$ in Figure 14.

A full derivation of the balance equation is given in Appendix 1. A measure of this balance is known as transhybrid loss. For a 600Ω resistive line, a balance of 40dB at 1kHz is attainable. In practice owing to variations in lines and telephone sets the balance is usually lower than in the ideal case: A balance in the order of 25dB will often be measured and accepted.

By switching out the balance network, it is possible for the controller to conduct loop back tests providing the loop can be closed via a test relay in the line card.

Longitudinal balance is equivalent to common mode rejection ratio. Looking into the line card tip and ring terminals towards the SLIC, the 2W balance is a function of the impedance match between tip and ring to ground. The 4W balance is a function of the 2W balance, and the matching of the feedback resistor ratios around the transversal amplifier. (The TA itself must also exhibit a CMRR in excess of the required longitudinal balance.) The SLIC user can only control the matching of the feed resistors. For a nominal 60dB of rejection, these must match within 0.1%. The on-chip resistors are thin film SiCr resistors and are matched within 0.1%. The amplifier has a CMRR of 70dB giving a typical 4W balance of 60dB.
Complex Impedance Matching

The SLIC is usually used in systems that have a line characteristic impedance of 600Ω resistive. Thus, the 4 x 150Ω feed resistors present a balanced 600Ω load to the line. If the characteristic impedance of the line varies from 600Ω but remains resistive, then this can be compensated for by increasing or decreasing the value of R_B1 and R_B3. For example, if the line is defined as 900Ω resistive, then R_B1 and R_B3 could be increased to 300Ω each and the line will be matched. The increase in feed resistance could impact the DC performance on long lines.

In cases of lines having a complex characteristic impedance, the SLIC circuit can be configured to adequately match the line. Figure 15 shows a typical equivalent line impedance as defined in many European countries. Figure 16 illustrates the circuitry required to match and balance such a line. The component design equations are given in Appendix A along with a qualitative description of the circuit to explain its operation.

For the equivalent impedance shown in Figure 15, it can be seen that at low frequencies, the impedance will increase and become more resistive. As the voice frequency increases, the reactance of C_L decreases, thus the line impedance will also decrease. In order to match the line impedance, a feedback network is required that provides low frequency positive feedback and high frequency negative feedback. The scheme of Appendix A does this.

The degree of match over the voice band is a function of the R and C component tolerances and the degree of approximation to their theoretical values. The curves in Figure 16 show typical matching characteristics. The objective is to maximize the 2W return loss. Some values are indicated in Figure 16.

For complex impedance applications a certain amount of circuit optimization will be required by the user in order to obtain an adequate 2W return loss performance and a satisfactory transmit frequency response.
**Line Fault Protection**

The subscriber loop can exist in a very hostile electrical environment. It is often in close proximity to very high voltage power lines, and can be subjected to lightning induced voltage surges. The SLIC has to provide isolation between the subscriber loop and the telephone office. Methods for dealing with longitudinally induced power frequency currents and excessive DC line current have been discussed.

The most stringent line fault condition that the SLIC has to withstand is that of the lightning surge.

The Intersil monolithic SLIC in conjunction with a simple low cost diode bridge can achieve up to 1kV of isolation between the loop and switch office. The level of isolation is a function of the packaging technology and geometry together with the chip layout geometries. One of the principal reasons for using DI technology for fabricating the SLIC is that it lends itself most readily to manufacturing monolithic circuits for high voltage applications.

Figures 8 and 9 show general application circuits for the HC-5502X and HC-5504X SLICs. A secondary protection diode bridge is indicated which protects the feed amplifiers during a fault. Figure 18 illustrates more clearly the fault current paths during a lightning or transient high voltage strike. Most line systems will have primary protection networks. They often take the form of a carbon block or arc discharge device. These limit the fault voltage to 500V - 1000V peak before it reaches the switch line cards. Thus when a transient high voltage fault has occurred, it will be transmitted as a wave front down the line. The primary protection network limits the voltage to 500V to 1000V. The attenuated wave front will continue down the line towards the SLIC. The feed amplifier outputs appear to the surge as very low impedance paths to the system battery. Once the surge reaches the feed resistors, fault current will flow into or out of the feed amplifier output stages until the relevant protection diodes switch on. Bench measurements have indicated peak fault currents of up to 150mA into and out of the SLIC during the finite turn on time of the diode bridge. Once the necessary diodes have started to conduct all the fault current will be handled by them. The geometry of the SLIC and its package has been designed to withstand the full rated peak fault voltage at its tip (T) and ring (R) terminals: for ceramic packages this is 500V peak, and for plastic (or epoxy) packaged SLICs this is 1000V peak. The circuits are rated against standard lightning characteristics defined by Figure 19. The ceramic package contains an air gap whereas the plastic packages contain no void. The dielectric constant of air is lower than that of the epoxy and it is this which breaks down at lower voltages than the plastic compound.

If the user wishes to characterize SLIC devices under simulated high voltage fault conditions on the bench, he should ensure that the negative battery power supply has sufficient current capability to source the negative peak fault current and low series inductance. If this is not the case, then the battery supply could be pulled more negative and destroy the SLIC if the total \((V_{B+} + V_{B-})\) voltage across it exceeds 75V.
FIGURE 17. TWO WIRE - FOUR WIRE TRANSMISSION

FIGURE 18. FAULT PROTECTION

FIGURE 19. SIMULATED LIGHTNING STRIKE WAVEFORM
Appendix A

Complex Line Impedance Matching with SLIC

Consider Figure A1. Assume \( V_{RX} = 0 \).
(2W to 4W transmission). At match:

This matching equation can be realized as shown in Figure A2.

\[
\begin{align*}
    i_s &= \frac{V_T}{2Z_0} = \frac{V_m}{Z_0} \\
    Z_0 &= 2R_F + Z_o' \\
    Z_o' &= \frac{V_o}{i_s} \\
    V_o &= Z_o' \cdot i_s = i_s Z_0 - 2i_s R_F \\
    \text{but } V_m &= i_s Z_0; \quad \therefore V_o = V_m - 2i_s R_F \\
    \text{(EQ. 1)}
\end{align*}
\]

\[
\begin{align*}
    V_s &= i_s R_F, \quad \therefore V_s = \frac{R_F}{(2R_F + Z_o')} \times V_m \\
    \therefore V_m &= \left(\frac{i_s R_F}{(2R_F + Z_o')}\right) \cdot \frac{R_F}{R_F} \\
    \text{(EQ. 2)}
\end{align*}
\]

(2) in (1) for \( V_m \), and \( Z_0 = 2R_F + Z_o' \)

\[
\begin{align*}
    V_o &= 2V_s \left(\frac{Z_0}{2R_F} - 1\right)
\end{align*}
\]

FIGURE A1. TWO TO FOUR WIRE TRANSMISSION. SINGLE ENDED AC EQUIVALENT CIRCUIT OF SUBSCRIBER LOOP.

FIGURE A2. FOUR WIRE TO TWO WIRE TRANSMISSION
Transhybrid Balance

Consider Figure A3. Evaluate $V_{TX}$ in terms of $V_{RX}$, in order to establish transhybrid balance equation.

For general case, let line transhybrid impedance be $Z_B$.

From Equation 3:

\[
V_o = -2 \left[ \frac{V_{RX} + \frac{V_m}{2} + \frac{V_{TX}}{2}}{2} \right] \quad \text{(EQ. 3)}
\]

\[
V_m = -2V_s = -\frac{2R_F}{2R_F + Z_B} \times V_o
\]

\[
V_{TX} = \frac{(Z_0)}{2R_F + Z_B} \times V_o \quad \text{(EQ. 4)}
\]

Compare Equations 4 and 5: we need to scale Equation 5 by:

\[
Z_0 \left( \frac{2}{Z_B + Z_0} \right)
\]

in order to equate to Equation 4.

Transhybrid balance can be achieved using simple summing amplifier network.

If $Z_B - Z_o$ then Equation 5 becomes:

\[
V_{RX} = \frac{Z_0}{2(2R_F + Z_B)} \times V_o \quad \text{(EQ. 6)}
\]

\[
\therefore V_{RX} = -\frac{-V_{TX}}{2}
\]

and Equation 4 becomes:

\[
V_{TX} = \frac{\frac{Z_0}{2R_F + Z_0}}{2R_F + Z_B} \times V_o \quad \text{(EQ. 7)}
\]

\[
\therefore V_{TX} = -V_{RX} \text{ and TH balance is achieved using a resistive summing amp network. The complete application circuit is shown in Figure A4.}
\]
* $R_F = R_{B2} + R_{B4}$.