| |
|
| |
| Dual 10-Bit, 60MSPS A/D Converter with CMOS Outputs |
| |
| Ordering Information |
|
 |
 |
|
 iBuy direct from Intersil
|
 iBuy direct - out of stock
|
 Request samples
|
 Check distributor inventory
|
|
|
|
|
|
|
|
Part No. |
Design-In
Status |
Temp. |
Package |
MSL |
Price
US $ |
 |
|
|
|
|
|
| HI5762/6IN |
Active |
Comm |
44 Ld MQFP |
4 |
18.13 |
|  |
 |
 |
|
|
| HI5762EVAL2 |
Active |
Comm |
44 Ld Eval Board |
N/A |
Contact Us |
|  |
|
|
|
|
| The price listed is the manufacturer's suggested retail price for quantities of 1K units. However, prices in today's market are fluid and may change without notice. |
| MSL = Moisture Sensitivity Level - per IPC/JEDEC J-STD-020 |
| SMD = Standard Microcircuit Drawing |
|
| |
 Description |
|
|
The HI5762 is a monolithic, dual 10-bit, 60MSPS analog-todigital converter fabricated in an advanced CMOS process. It is designed for high speed applications where integration, bandwidth and accuracy are essential. Built by combining two cores of the HI5767 single channel 10-bit 60MSPS analog-to-digital converter, the HI5762 reaches a new level of multi-channel integration. The fully pipeline architecture and an innovative input stage enable the HI5762 to accept a variety of input configurations, single-ended or fully differential. Only one external clock is necessary to drive both converters and an internal band-gap voltage reference is provided. This allows the system designer to realize an increased level of system integration resulting in decreased cost and power dissipation.
The HI5762 has excellent dynamic performance while consuming only 650mW of power at 60MSPS. The A/D only requires a single +5V power supply and encode clock. Data output latches are provided which present valid data to the output bus with a latency of 6 clock cycles.
For those customers needing dual channel 8-bit resolution, please refer to the HI5662. For single channel 10-bit applications, please refer to the HI5767. |
| |
 Key Features |
|
|
| |
-
Sampling Rate 60MSPS
-
8.8 Bits at oC = 10MHz
-
Low Power at 60MSPS 650mW
-
Wide Full Power Input Bandwidth 250MHz
-
Excellent Channel-to-Channel Isolation . >75dB
-
On-Chip Sample and Hold Amplifiers
-
Internal Band-Gap Voltage Reference 2.5V
-
Fully Differential or Single-Ended Analog Inputs
-
Single Supply Voltage Operation +5V
-
TTL/CMOS Compatible Sampling Clock Input
-
CMOS Compatible Digital Outputs 3.0/5.0V
-
Offset Binary Digital Data Output Format
-
Dual 10-Bit A/D Converters on a Monolithic Chip
|
| Related Documentation |
|
|
| |
 Application Note(s): |
|
| |
 Datasheet(s): |
| | |
 Evaluation Board(s): |
| | |
 Technical Homepage: |
| | | |
| |
 Parametric Data |
| | Resolution (Bits) | | 10 | | | Conv. Rate (MSPS) | | 60 | | | Channels | | 2 | | | SNR (dBFS) | | 54.7 | | | SFDR (dBc) | | 70 | | | Power (mW) | | 650 | | | Supply Voltage (V) | | Multi (5.0 Anlg, 3.0 Dig) | | | Input BW (MHz) | | 250 | | | Input VIN (Range) (VP-P, differential) | | 1 | | | INL (max) (±LSB) | | 2 | | | DNL (max) (±LSB) | | 1 | |
|
| |
| |
| Applications |
|
| |
- Wireless Local Loop
- PSK and QAM I&Q Demodulators
- Medical Imaging
- High Speed Data Acquisition
|
