| |
|
| |
| Digitally Controlled Potentiometer (XDCP™) |
| |
|
| |
| |
| Ordering Information |
|
 |
 |
|
 iBuy direct from Intersil
|
 iBuy direct - out of stock
|
 Request samples
|
 Check distributor inventory
|
Available in RoHS/Pb-Free
|
|
|
|
|
|
|
Part No. |
Design-In
Status |
Temp. |
Package |
MSL |
Price
US $ |
|
|
|
|
|
|
| X9C503P |
Active |
Comm |
8 Ld PDIP |
N/A |
2.35 |
| |
 |
|
|
|
| X9C503PI |
Active |
Ind |
8 Ld PDIP |
N/A |
2.93 |
| |
|
|
|
|
| X9C503PIZ |
Active |
Ind |
8 Ld PDIP |
N/A |
2.44 |
 |
|
|
|
|
|
| X9C503PZ |
Active |
Comm |
8 Ld SOIC |
N/A |
1.96 |
|
|
|
 |
|
|
| X9C503S |
Active |
Comm |
8 Ld SOIC |
1 |
2.93 |
| |
|
|
|
|
| X9C503SI |
Active |
Ind |
8 Ld SOIC |
1 |
2.93 |
| |
|
|
|
|
| X9C503SIT1 |
Active |
Ind |
8 Ld SOIC |
1 |
2.93 |
| |
|
|
|
|
| X9C503SIT1C7884 |
Active |
Ind |
8 Ld SOIC |
1 |
Contact Us |
| |
|
|
|
|
| X9C503SIT2C7928 |
Active |
Ind |
8 Ld SOIC T+R |
1 |
Contact Us |
| |
|
|
|
|
| X9C503SIZ |
Active |
Ind |
8 Ld SOIC |
1 |
2.44 |
|
|
|
|
|
|
| X9C503SIZT1 |
Active |
Ind |
8 Ld SOIC T+R |
1 |
2.44 |
|
|
|
|
|
|
| X9C503ST1 |
Active |
Comm |
8 Ld SOIC T+R |
1 |
2.93 |
| |
|
|
|
|
| X9C503SZ |
Active |
Comm |
8 Ld SOIC |
1 |
2.44 |
|
|
|
|
|
|
| X9C503SZT1 |
Active |
Comm |
8 Ld SOIC T+R |
1 |
2.44 |
|
|
|
|
|
|
| XLABVIEW01Z |
Active |
|
Eval Board |
N/A |
91.77 |
|
|
|
|
|
|
| X9C503SIZT2 |
Coming
Soon |
Ind |
8 Ld SOIC T+R |
3 |
Contact Us |
|
|
|
|
|
|
| X9C503DM |
InActive |
Mil |
8 Ld CerDIP |
N/A |
N/A |
| |
|
|
|
|
| X9C503PC7898 |
InActive |
Comm |
8 Ld PDIP |
N/A |
N/A |
| |
|
|
|
|
| X9C503PIC7898 |
InActive |
Ind |
8 Ld PDIP |
N/A |
N/A |
| |
|
|
|
|
| X9C503PM |
InActive |
Comm |
8 Ld PDIP |
N/A |
N/A |
| |
|
|
|
|
| X9C503SIC7884 |
InActive |
Ind |
8 Ld SOIC |
1 |
N/A |
| |
|
|
|
|
| X9C503SIC7898 |
InActive |
Ind |
8 Ld SOIC |
1 |
N/A |
| |
|
|
|
|
| X9C503SIC7928 |
InActive |
Ind |
8 Ld SOIC |
1 |
N/A |
| |
|
|
|
|
| X9C503SIT2 |
InActive |
Ind |
8 Ld SOIC T+R |
1 |
N/A |
| |
|
|
|
|
| X9C503SIT2C7898 |
InActive |
Ind |
8 Ld SOIC T+R |
1 |
N/A |
| |
|
|
|
|
| X9C503ST1C7517 |
InActive |
Comm |
8 Ld SOIC |
1 |
N/A |
| |
|
|
|
|
| X9C503ST2 |
InActive |
Comm |
8 Ld SOIC T+R |
1 |
N/A |
| |
|
|
|
|
| X9C503ST4 |
InActive |
Comm |
8 Ld SOIC T+R |
3 |
N/A |
| |
|
|
|
|
| X9C503ST4C7542 |
InActive |
Comm |
8 Ld SOIC |
3 |
N/A |
| |
|
|
|
|
| X9C503ST6C7542 |
InActive |
Comm |
8 Ld SOIC |
3 |
N/A |
| |
|
|
|
|
| X9C503SZT2 |
InActive |
Ind |
8 Ld SOIC T+R |
3 |
N/A |
|
|
|
|
|
|
| XLABVIEW01 |
InActive |
|
|
N/A |
N/A |
| |
|
|
|
|
| The price listed is the manufacturer's suggested retail price for quantities of 1K units. However, prices in today's market are fluid and may change without notice. |
| MSL = Moisture Sensitivity Level - per IPC/JEDEC J-STD-020 |
| SMD = Standard Microcircuit Drawing |
|
| |
 Description |
|
|
The X9C102, X9C103, X9C104, X9C503 are Intersils’ digitally controlled (XDCP) potentiometers. The device consists of a resistor array, wiper switches, a control section, and non-volatile memory. The wiper position is controlled by a three-wire interface.
The potentiometer is implemented by a resistor array composed of 99 resistive elements and a wiper switching network. Between each element and at either end are tap points accessible to the wiper terminal. The position of the wiper element is controlled by the CS, U/D, and INC inputs. The position of the wiper can be stored in non-volatile memory and then be recalled upon a subsequent power-up operation.
The device can be used as a three-terminal potentiometer or as a two-terminal variable resistor in a wide variety of applications ranging from control to signal processing to parameter adjustment. |
| |
 Key Features |
|
|
| |
-
Solid-State Potentiometer
-
Three-Wire Serial Interface
-
100 Wiper Tap Points
-
Wiper Position Stored in Non-volatile Memory and Recalled on Power-up
-
99 Resistive Elements
-
Temperature Compensated
-
End-to-End Resistance, ±20%
-
Terminal Voltages, ±5V
-
Low Power CMOS
-
VCC = 5V
-
Active Current, 3mA max.
-
Standby Current, 750μA max.
-
High Reliability
-
Endurance, 100,000 Data Changes per Bit
-
Register Data Retention, 100 years
-
X9C102 = 1kΩ
-
X9C103 = 10kΩ
-
X9C503 = 50kΩ
-
X9C104 = 100kΩ
-
Packages
-
Pb-Free Available (RoHS Compliant)
|
| Related Documentation |
|
|
| |
 Application Note(s): |
|
| |
 Datasheet(s): |
| | |
 Technical Brief(s): |
| | |
 Evaluation Board(s): |
| | |
 Technical Homepage: |
| | | |
| |
 Parametric Data |
| | # of Devices/ Channels | | 1 | | | # of Taps | | 100 | | | Memory Type | | Non-Volatile | | | Bus Interface Type | | 3-Wire (Up/Down) | | | Resistance Options (kΩ) | | 50 | | | VCC Range (V) | | 4.5 to 5.5 | | | VCC (min) (V) | | 4.5 | | | VCC (max) (V) | | 5.5 | | | DCP Dual Supply Range (V) | | N/A | | | DCP Single Supply Range (V) | | | | | Resistance Taper | | Linear | | | Wiper Current (mA) | | 4.4 | | | Wiper Resistance (Ω) | | 40 | | | Supply Current (μA) | | 200 | | | Max Operating Temp (°C) | | 85 | | | End-to-End Tempco (ppm/°C) | | 300 | | | Middlepoint Ratiometric Tempco (ppm/°C) | | 20 | | | VL min. terminal voltage (V) | | -5.5 | | | VH max. terminal voltage (V) | | 5.5 | | | Features | | Integrated charge pump to allow for single supply to swing -5.5V to 5.5V | |
|
| |
 Application Block Diagrams |
|
| |
|
| |
|
|
| |
| | X9317 | | Digitally Controlled Potentiometer (XDCP™) | | | X9318 | | Digitally Controlled Potentiometer (XDCP™) | | | X9319 | | Digitally Controlled Potentiometer (XDCP™) | | | X9C102 | | Digitally Controlled Potentiometer (XDCP™) | | | X9C103 | | Digitally Controlled Potentiometer (XDCP™) | | | X9C104 | | Digitally Controlled Potentiometer (XDCP™) | | | X9C303 | | Logarithmic Digitally Controlled Potentiometer (XDCP™), Terminal Voltage ±5V, 100 Taps, Log Taper | |
|
