| |
|
| |
|
|
| Triple Voltage Monitor with Integrated CPU Supervisor |
| |
| |
|
|
 | X40030 | | Triple Voltage Monitor with Integrated CPU Supervisor |
|  | | # of Voltage Monitors |  | 3 |  | | VS Range (V) |  | 2.7 to 5.5 2.7 to 5.5 2.7 to 3.6 |  | | Voltage Threshold 1 |  | 4.6 (1%) 4.6 (1%) 2.9 (1.7%) |  | | Voltage Threshold 2 |  | 2.9 (1.7%) 2.6 (2%) 1.6 (3%) |  | | Voltage Threshold 3 |  | 2.9 (1.7%) 2.6 2%) 1.6 (3%) |  | | Reset Output Type |  | Active High |  | | Watchdog Timer (s) |  | OFF, 0.025, 0.2, 1.4 |  | | Manual Reset |  | Y |  | | Bus Interface |  | I2C |  | | EEPROM Size (kbits) |  | 0 |  | | Battery Montor and Switchover |  | N |  | | Fault Detection Register |  | Y |  | | Suffix |  | -A -B -C |  | | POR (ms) |  | 50, 200, 400, 800 |  | | RTC Function |  | N |  |
| |
| Key Features |
-
Triple voltage detection and reset assertion
-
Standard reset threshold settings (see datasheet)
-
Adjust low voltage reset threshold voltages using special programming sequence
-
Reset signal valid to VCC = 1V
-
Monitor three seperate voltages
-
Fault detection register
-
Selectable power on reset timeout (0.05s, 0.2s, 0.4s, 0.8s)
-
Selectable watchdog timer interval (25ms, 200ms, 1.4s or off)
-
Debounced manual reset input
-
Low power CMOS
-
25μA typical standby current, watchdog on
-
6μA typical standby current, watchdog off
-
400kHz 2-wire interface
-
2.7V to 5.5V power supply operation
-
Available in 14 Ld SOIC, TSSOP packages
-
Monitor voltages: 5V to 0.9V
-
Independent core voltage monitor
-
Pb-free plus anneal available (RoHS compliant)
|
|
| Description |
The X40030, X40031, X40034, X40035 combine power-on reset control, watchdog timer, supply voltage supervision, second and third voltage supervision, and manual reset, in one package. This combination lowers system cost, reduces board space requirements, and increases reliability.
Applying voltage to VCC activates the power on reset circuit which holds RESET/RESET active for a period of time. This allows the power supply and system oscillator to stabilize before the processor can execute code.
Low VCC detection circuitry protects the user's system from low voltage conditions, resetting the system when VCC falls below the minimum VTRIP1 point. RESET/RESET is active until VCC returns to proper operating level and stabilizes. A second and third voltage monitor circuit tracks the unregulated supply to provide a power fail warning or monitors different power supply voltage. Three common low voltage combinations are available, however, Intersil's unique circuits allows the threshold for either voltage monitor to be reprogrammed to meet specific system level requirements or to fine-tune the threshold for applications requiring higher precision.
|
|
iBuy direct from Intersil | iBuy direct - out of stock | Request samples | Check distributor inventory | Available in RoHS/Pb-Free | |  |
|
|
|
|
| Applications | - Communication equipment
- Routers, hubs, switches
- Disk arrays, network storage
- Industrial systems
- Process control
- Intelligent instrumentation
- Computer systems
- Computers
- Network servers
|
|
| | X40031 | | Triple Voltage Monitor with Integrated CPU Supervisor | | | X40034 | | Triple Voltage Monitor with Integrated CPU Supervisor | | | X40035 | | Triple Voltage Monitor with Integrated CPU Supervisor | | | X40231 | | Triple Voltage Monitors, POR, 2 kbit EEPROM Memory, and Single/Dual DCP | | | X40233 | | Triple Voltage Monitors, POR, 2 kbit EEPROM Memory, and Single/Dual DCP | | | X40235 | | Triple Voltage Monitors, POR, 2 kbit EEPROM Memory, and Single/Dual DCP | | | X40237 | | Triple Voltage Monitors, POR, 2 kbit EEPROM Memory, and Single/Dual DCP | | | X40239 | | Triple Voltage Monitors, POR, 2 kbit EEPROM Memory, and Single/Dual DCP | | | X40430 | | 4kbit EEPROM; Triple Voltage Monitor with Integrated CPU Supervisor | | | X40431 | | 4kbit EEPROM; Triple Voltage Monitor with Integrated CPU Supervisor | | | X40434 | | 4kbit EEPROM; Triple Voltage Monitor with Integrated CPU Supervisor | | | X40435 | | 4kbit EEPROM; Triple Voltage Monitor with Integrated CPU Supervisor | |
|
|
|
|