| |
|
| |
| CommLink Direct Digital Synthesizer |
| |
|
| |
| |
| Ordering Information |
|
 |
 |
|
iBuy direct from Intersil
|
iBuy direct - out of stock
|
Request samples
|
Check distributor inventory
|
Available in RoHS/Pb-Free
|
|
 |
|
 |
 |
Part No. |
Design-In Status |
Temp. |
Package |
MSL |
Price US $ |
 |
 |
 |
 |
 |
 | ISL5314EVAL2 |
Active |
Comm |
Eval Board |
N/A |
Contact Us |
|  |
 |
  |
 |
 | ISL5314IN |
Active |
Ind |
48 Ld MQFP |
2 |
18.19 |
| |
 |
  |
 |
 | ISL5314INZ |
Active |
Ind |
48 Ld MQFP |
3 |
16.53 |
 |
|
 |
 |
 |
| The price listed is the manufacturer's suggested retail price for quantities of 1K units. However, prices in today's market are fluid and may change without notice. |
| MSL = Moisture Sensitivity Level - per IPC/JEDEC J-STD-020 |
| SMD = Standard Microcircuit Drawing |
|
| |
Description |
 |
The 14-bit ISL5314 provides a
complete Direct Digital Synthesizer
(DDS) system in a single 48-pin
LQFP package. A 48-bit Programmable Carrier NCO
(numerically controlled oscillator) and a high speed 14-bit
DAC (digital to analog converter) are integrated into a stand
alone DDS.
The DDS accepts 48-bit center and offset frequency control
information via a parallel processor interface. A 40-bit
frequency tuning word can also be loaded via an asynchronous
serial interface. Modulation control is provided by 3 external
pins. The PH0 and PH1 pins select phase offsets of 0, 90,
180 and 270 degrees, while the ENOFR pin enables or
zeros the offset frequency word to the phase accumulator.
The parallel processor interface has an 8-bit write-only data
input C(7:0), a 4-bit address A(3:0) bus, a Write Strobe
(WR), and a Write Enable (WE). The processor can update
all registers simultaneously by loading a set of master
registers, then transfer all master registers to the slave
registers by asserting the UPDATE pin. |
| |
Key Features |
 |
| |
-
125MSPS output sample rate with 5V digital supply
-
100MSPS output sample rate with 3.3V digital supply
-
14-bit digital-to-analog (DAC) with internal reference
-
Parallel control interface for fast tuning (50MSPS control register write rate) and serial control interface
-
48-bit programmable frequency control
-
Offset frequency register and enable pin for fast FSK
-
Small 48-pin LQFP packaging
-
Pb-Free plus anneal available (RoHS compliant)
|
| Related Documentation |
 |
| |
Datasheet(s): |
| | |
Evaluation Board(s): |
| | |
Technical Homepage: |
| | |
| Other: |
| |
| |
Parametric Data |
 | | Subtype |  | DDS |  | | Modulation Formats |  | QPSK, FSK |  | | Input Rate (MSPS) |  | 125 |  | | Input Data (Bits) |  | 14 |  | | Frequency Resolution (Hz) |  | 48 |  | | Output |  | Analog |  | | Filtering |  | None |  |
|
| |
| |
| Applications |
 |
| |
- Programmable local oscillator
- FSK, PSK modulation
- Direct digital synthesis
- Clock generation
|
| |
|
 |
| |
| | HSP45102 | | 12-Bit NCO 28 SOIC, 40MHz, COMM | | | HSP45116A | | Numerically Controlled Oscillator/Modulator | |
|