12-Bit, 2GSPS Reference Design

By interleaving Intersil's low power, high sample rate ADCs, it is possible to achieve a combination of ultra-high sample rate and very high dynamic range that is not available in today’s stand-alone ADCs.

This reference design demonstrates the performance attainable by combining Intersil's ADC technology and SP Devices interleaving algorithms. In this design, 4 ISLA112P50 12-bit, 500 MSPS analog-to-digital converters are interleaved to sample at a rate of 2.0 GSPS. At this sampling rate, the reference design provides over 6dB more SNR and 13dB better SFDR than the best alternative stand-alone ADC.

For more information, please contact us.

Key Features:

• Collaboration of Intersil and SP Devices
• Demonstrates 4-way Interleaving of Intersil 500MSPS ISLA112P50s
  • Sample Rate: 2.0 GSPS
  • Resolution: 12 Bits
• Interleave Correction Details
  • SP Devices’s ADX4 provides real-time, digital, FPGA based digital interleave correction of four ISLA112P50s Performance
    
• Performance
  • SNR = 65.5 dBfs @ Fin = 190MHz, a 6dB improvement over current best standalone 2GSPS ADCs
    
  • SFDR = 82 dBc @ Fin = 190MHz, a 13dB SFDR improvement over current best standalone 2GSPS ADCS
    
• Other Links:
  
  • ISLA112P50 Product Page
    
  • ISLA112P50 Multi-ADC Synchronization Applications Note
    
  • SP Devices ADX4-EVM Product Page