


When operated in the High Decimating Filter (HDF) bypass mode, the HSP43220 Decimating Digital Filter (DDF) requires clock timing relationships that are different from the normal operation configurations.


**Normal Operation**

Figure 1 illustrates the timing relationship between CLK\_IN, CK\_DEC and FIR\_CLK with the HDF configured for a decimation of 2. This is considered a “normal” operation mode.



**FIGURE 1. CIRCUIT TIMING WHEN H<sub>D</sub> = 2**

The frequency of the CK\_IN signal is divided down by the HDF decimation counter to output CK\_DEC, which is at the decimated rate. The rising edge of the CK\_DEC is synchronized with FIR\_CLK and indicates that new data is ready at the output of the HDF, for use in the FIR filter. Figure 2 illustrates the block diagram implementation of this control signal.



**FIGURE 2. CK\_DEC GENERATION AND DETECTION**

There are two timing considerations that must be considered for normal operation:

1.  $FIR\_CK \geq CK\_IN[(TAPS/2) + 4 + F_{DEC}]/[H_{DEC}F_{DEC}]$
2.  $CK\_IN/H_{DEC} \leq 4MHz$

**HDF Bypass Operation**

Figure 3 shows the detailed timing relationship between FIR\_CLK and CK\_IN required for the HDF bypass configuration. The HDF Section can be set for bypass operation (no decimation; H<sub>D</sub> = 1) by either setting the H\_BYP bit to 1 or by setting H\_DRATE = 0. Six timing specifications apply in the HDF bypass mode. For the 33MHz version of the part, the value of these parameters are:

Clock Pulse Width High -

t<sub>SPWH</sub> ..... 13ns minimum

Clock Skew Between CK\_IN and FIR\_CLK -

t<sub>SK</sub> ..... [t<sub>FIR</sub>-15] ns maximum

CK\_IN Setup To FIR\_CLK -

t<sub>CIS</sub> ..... 17ns minimum

CKIN Hold From FIR\_CLK -


t<sub>CIH</sub> ..... 2ns minimum

CK\_IN Pulse Width Low -

t<sub>CH1L</sub> ..... 19ns minimum

CK\_IN Pulse Width High -

t<sub>CH1H</sub> ..... 19ns minimum



**FIGURE 3. “NORMAL” OPERATION TIMING RELATIONSHIPS**

Failure to meet the timing requirements on CK\_IN when H<sub>D</sub> = 1, results in either erratic or no DATA\_RDY pulses being issued.

Proper operation when H<sub>D</sub> = 1, requires two conditions:

1. **The FIR\_CLK should be at least 2 times the frequency of CK\_IN.**
2. **FIR\_CLK must also be synchronous to, and obey the setup and hold timing constraints with CK\_IN.**

Refer to the AC timing requirements table in the data sheet for values for t<sub>CIS</sub> and t<sub>CIH</sub>.

Ensuring that the CK\_DEC signal is sampled in both its high and low state by the flipflop requires careful control of CK\_IN. The most obvious solution is for the high or low time of CK\_IN to be a minimum of one period of FIR\_CLK. This guarantees sampling both a 1 and a 0, no matter what the phase relation of FIR\_CLK and CK\_IN is. Examples of timing that meet this condition are shown in Figures 5 and 6.




FIGURE 4. CIRCUIT TIMING - PROPER OPERATION ( $H_D = 1$ ) WITH 50% DUTY CYCLE AND  $CK\_IN = FIR\_CK/2$




FIGURE 5. CIRCUIT TIMING - PROPER OPERATION ( $H_D = 1$ ) WITH <50% DUTY CYCLE AND  $CK\_IN \leq FIR\_CK/2$

For applications where setting the period of CK\_IN fixed is not desirable, there is a specified range of allowed phase offset between FIR\_CK and CK\_IN in which the filter will operate in the HDF bypass mode. These are given in the AC Specifications. For the 33MHz speed version of the part, the parameters are:

CK\_IN Setup To FIR\_CLK -

$t_{CIS}$  ..... 17ns minimum

CKIN Hold From FIR\_CLK -

$t_{CIH}$  ..... 2ns minimum

CK\_IN Pulse Width Low -

$t_{CH1L}$  ..... 19ns minimum

CK\_IN Pulse Width High -

$t_{CH1H}$  ..... 19ns minimum

The phase difference between FIR\_CK and CK\_IN is defined as the clock skew, or  $t_{SK}$ . Using the  $t_{SK}$  specification and a 2ns margin, the minimum CK\_IN high or low times with setup and hold can be derived. These are shown in Figure 6.

For the 33MHz part, the minimum CK\_IN high or low time requirement is 19ns (when  $H_D = 1$ ) given the above timing (independent of clock frequencies).




FIGURE 6.

### Summary for HDF Bypass Operation

For the typical user, setting the CK\_IN high and low times greater than or equal to the period of FIR\_CK will be the most desirable solution in terms of hardware.

For the user with additional system constraints, such as those that vary the frequency of CK\_IN, but hold constant the high or low time, the above timing yields the most flexible solution.

All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

*Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see web site <http://www.intersil.com>