Applications

Datasheet

CD4077BMS
CMOS Quad Exclusive OR and Exclusive NOR Gate

Typical Diagram

enlarge +typical diagram

Key Features

    • High Voltage Types (20V Rating)
    • CD4070BMS - Quad Exclusive OR Gate
    • CD4077BMS - Quad Exclusive NOR Gate
    • Medium Speed Operation
      • tPHL, tPLH = 65ns (Typ.) at VDD = 10V, CL = 50pF
    • 5V, 10V and 15V Parametric Ratings
    • Standardized, Symmetrical Output Characteristics
    • 100% Tested for Quiescent Current at 20V
    • Maximum Input Current of 1µA at 18V Over Full Package Temperature Range; 100nA at 18V and +25oC
    • Noise Margin (Over Full Package/Temperature Range)
      • 1V at VDD = 5V
      • 2V at VDD = 10V
      • 2.5V at VDD = 15V
    • Meets All Requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Description

CD4070BMS contains four independent Exclusive OR gates. The CD4077BMS contains four independent Exclusive NOR gates.

The CD4070BMS and CD4077BMS provide the system designer with a means for direct implementation of the Exclusive OR and Exclusive NOR functions, respectively.

Applications

    • Logical Comparators
    • Parity Generators and Checkers
    • Adders/Subtractors

Alternatives

Design Tip

Are the Schottky clamp diodes required on the outputs when not driving MOSFETs?

See More »

Is there somewhere I can find out what simulations and models (e.g. Spice, PSpice, IBIS) are available on your website?

See More »

iSIM Simulator

Select a category to start designing:

Enter design requirements:

Enter design requirements:

Desired Closed Loop Gain:
Desired Min. Bandwidth:

Support | Ask An Expert

Need tech support for a product or design?
(Support FAQs)

Ask »

Follow Us Intersil Wins Outstanding Achievement in Web Development

Find pricing and availability for your part number. Order Parts, Eval Boards and Samples

Contact Sales »

myINTERSIL

Sign in to your account…
Search Orders    
Please Wait...

Toolbar

Simply Smarter