Applications

Datasheet

ACTS373MS
CMOS Octal Transparent Latch, Three-State

Typical Diagram

enlarge +typical diagram

Key Features

    • 1.25 Micron Radiation Hardened SOS CMOS
    • Total Dose 300K RAD (Si)
    • Single Event Upset (SEU) Immunity <1 x 10-10 Errors/Bit-Day (Typ)
    • SEU LET Threshold >80 MEV-cm2/mg
    • Dose Rate Upset >1011 RAD (Si)/s, 20ns Pulse
    • Latch-Up Free Under Any Conditions
    • Military Temperature Range: -55oC to +125oC
    • Significant Power Reduction Compared to ALSTTL Logic
    • DC Operating Voltage Range: 4.5V to 5.5V
    • Input Logic Levels
      • VIL = 0.8V Max
      • VIH = VCC/2V Min
    • Input Current ≤1µA at VOL, VOH

Description

The Intersil ACTS373MS is a radiation hardened octal transparent latch with three-state outputs. The outputs are transparent to the inputs when the latch enable (LE) is high. When the LE goes low, the data is latched. When the Output Enable (OE) is high, the outputs are in the high impedance state. The latch operation is independent of the state of the output enable.

The ACTS373MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of the radiation hardened, high-speed, CMOS/SOS Logic Family.

Alternatives

Design Tip

Are the Schottky clamp diodes required on the outputs when not driving MOSFETs?

See More »

Is there somewhere I can find out what simulations and models (e.g. Spice, PSpice, IBIS) are available on your website?

See More »

iSIM Simulator

Select a category to start designing:

Enter design requirements:

Enter design requirements:

Desired Closed Loop Gain:
Desired Min. Bandwidth:

Support | Ask An Expert

Need tech support for a product or design?
(Support FAQs)

Ask »

Follow Us Intersil Wins Outstanding Achievement in Web Development

Find pricing and availability for your part number. Order Parts, Eval Boards and Samples

Contact Sales »

myINTERSIL

Sign in to your account…
Search Orders    
Please Wait...

Toolbar

Simply Smarter