Applications

Datasheet

ISL6539
Wide Input Range Dual PWM Controller with DDR Option

Typical Diagram

enlarge +typical diagram

Key Features

    • Provides Regulated Output Voltage in the Range of 0.9V to 5.5V
    • Complete DDR Memory Power Solution with VTT Tracks VDDQ/2 and VDDQ/2 Buffered Reference Output
    • Supports both DDR-I and DDR2 Memory
    • Lossless rDS(ON) Current-Sense Sensing
    • Excellent Dynamic Response with Voltage Feed-Forward and Current Mode Control Accommodating Wide Range LC Filter Selections
    • Dual Mode Operation - Operates Directly from a 5.0V to 15V Input or 3.3V/5V System Rail
    • Undervoltage Lock-out on VCC Pin
    • Power-good, Overcurrent, Overvoltage, Undervoltage protection for both Channels
    • Synchronized 300kHz PWM Operation in PWM Mode
    • Pb-Free (RoHS Compliant)

Description

The ISL6539 dual PWM controller delivers high efficiency and tight regulation from two voltage regulating synchronous buck DC/DC converters. It was designed especially for DDR DRAM, SDRAM, graphic chipset applications, and system regulators in high performance applications.

Voltage-feed-forward ramp modulation, current mode control, and internal feedback compensation provide fast response to input voltage and output load transients. Input current ripple is minimized by channel-to-channel PWM phase shift of 0°, 90° or 180° (determined by input voltage and status of the DDR pin).

The ISL6539 can control two independent output voltages adjustable from 0.9V to 5.5V or, by activating the DDR pin, transform into a complete DDR memory power supply solution. In DDR mode, CH2 output voltage VTT tracks CH1 output voltage VDDQ. CH2 output can both source and sink current, an essential power supply feature for DDR memory. The reference voltage VREF required by DDR memory is generated as well.

In dual power supply applications the ISL6539 monitors the output voltage of both CH1 and CH2. An independent PGOOD (power good) signal is asserted for each channel after the
soft-start sequence has completed, and the output voltage is within PGOOD window. In DDR mode CH1 generates the only PGOOD signal.

Built-in overvoltage protection prevents the output from going above 115% of the set point by holding the lower MOSFET on and the upper MOSFET off. When the output voltage decays below the overvoltage threshold, normal operation automatically resumes. Once the soft-start sequence has completed, undervoltage protection latches the offending channel off if the output drops below 75% of its set point value for the dual switcher. Adjustable overcurrent protection (OCP) monitors the voltage drop across the rDS(ON) of the lower MOSFET. If more precise current-sensing is required, an external current sense resistor may be used.

Applications

    • Single and Dual Channel DDR Memory Power Systems
    • Graphics Cards - GPU and Memory Supplies
    • Supplies for Servers, Motherboards, FPGAs
    • ASIC Power Supplies
    • Embedded Processor and I/O Supplies
    • DSP Supplies

Alternatives

Design Tip

What are the MOSFET Driver Dynamics and Current Sense Methods that one needs to be concerned about in PWM Converters?

See More »

Is there somewhere I can find out what simulations and models (e.g. Spice, PSpice, IBIS) are available on your website?

See More »

iSIM Simulator

Select a category to start designing:

Enter design requirements:

Enter design requirements:

Desired Closed Loop Gain:
Desired Min. Bandwidth:

Support | Ask An Expert

Need tech support for a product or design?
(Support FAQs)

Ask »

Follow Us Intersil Wins Outstanding Achievement in Web Development

Find pricing and availability for your part number. Order Parts, Eval Boards and Samples

Contact Sales »

myINTERSIL

Sign in to your account…
Search Orders    
Please Wait...

Toolbar

Simply Smarter